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Abstract—In this paper, a technique to systematically de-
sign analog reconfigurable integrated circuits is presented. The
methodology is based on a simulation-based optimization process
that uses an evolutionary multi-objective algorithm. As it is well
known, this kind of algorithms relies in the concept of Pareto-
based dominance. To cope with the complexity of reconfiguration
in analog circuits, this concept is appropriately re-defined here
with the notion of multi-mode Pareto-optimal fronts. The pro-
posed solution is tested against a set of experiments to design
a reconfigurable, fully-differential operational amplifier, whose
performance trade-offs can be analyzed following the reported
methodology. Moreover, some directions are given on the use of
the resulting multi-mode Pareto-optimal fronts in a hierarchical
synthesis methodology of reconfigurable analog circuits.
Index Terms—Reconfigurable analog circuits; evolutionary
algorithm; pareto-optimal front; performance trade-off.
I. INTRODUCTION
The analog section of mixed-signal integrated circuits has
traditionally been a serious bottleneck in the whole design
process. Unfortunately, analog design is, still, far from the
automation level that has been reached at the digital arena.
The functionality of digital systems can easily be represented
in algorithmic form, which facilitates the automation of many
steps of the design. Because of this, there are CAD tools
fully developed and commercially available to assist digital
designers. There are multiple reasons for this lag, two of
the most obvious being: the largest impact that second-order
effects, circuit non-linearities, noise, and fabrication all have
on analog performance, and (because of this impact and in
order to being able to manage it) the need for expert design
knowledge and heuristics that is so difficult to translate into
algorithmic form [1]. On the other hand, the increasing trend
towards wireless communications (where many standards are
supposed to operate through a single chip) [2] implies the
need for designing reconfigurable analog circuits so that they
can work in different operation modes without significantly
increasing the area and power consumption. In this scenario,
new challenges add to the already complex effort in designing
analog integrated circuits. Take, for instance, the need to
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maximize hardware-sharing (HS), among the topologies that
are selected for each operation mode. Two scenarios are
possible: dedicated topologies for each mode (i.e., zero HS) vs.
one single topology for all modes (i.e., highest HS). Though in
general, high HS means less silicon area, it comes at the price
of much more complexity in the design. Power consumption
should also be carefully considered when designing reconfig-
urable analog circuits: whereas dedicated topologies allows for
separate power consumption optimization, high HS means that
some blocks need to cover (with small or no changes in the
biasing/sizing/topology) several different sets of specifications
(e.g., several speed specifications), thus compromising power
minimization. To succeed in this scenario, a systematic design
methodology is required.
Typically, the design of an analog integrated circuit has
been carried out following a Top-down (T-D) methodology,
i.e., the system is hierarchically decomposed into smaller, less
complex building blocks until the transistor level is reached,
and each subblock is designed according to the specifications
that are mapped down through the hierarchy [3]. However,
this methodology presents some drawbacks. On one hand,
it is possible that specifications at lower levels are impos-
sible to meet, which may imply repeating the process, thus
considerably increasing the design time. Another drawback is
the lack of accurate power and area estimators at the higher
levels [4], since these figures heavily rely on low level design
details, which are not known at the beginning of the top-
down process. In order to overcome these drawbacks, other
alternatives have been proposed where feasibility information
is transmitted bottom-up, from the transistor to the upper levels
in the hierarchy. One efficient way to carry this out consists in
using the Pareto-optimal [5] front (PoF) of the given analog
block [6]. The PoF is the set of best designs achievable by the
block, and, essentially, represents its performance trade-offs.
The idea is to obtain these PoFs for an analog block so that
they are stored and, subsequently, they can be used over and
over in the design of analog systems containing that analog
block.
In [6], a multi-objective bottom-up (MOBU) hierarchical
methodology to obtain the Pareto-optimal hypersurface1of
the performance space of a complete mixed-signal integrated
circuit is proposed and the same methodology is validated in
2[7].
In this paper, a technique to obtain the multi-mode PoF
(MM-PoF) of reconfigurable analog circuits, based on the
concept firstly proposed in [8], is described and validated
through the design of a multi-mode operational amplifier.
The paper is organized as follows. In Section II basic
concepts about multi-objective optimization as well as the
design flow are explained. The demonstration vehicle is also
described and two single-mode experiments are carried out
to show how the PoF can be obtained and used. Section
III describes the modifications needed to adapt the technique
to reconfigurable circuits; this explanation is illustrated with
several examples. Section IV explains the use of the MM-PoFs
in a MOBU design methodology. Conclusions are drawn in
Section V.
II. MULTI-OBJECTIVE PERFORMANCE OPTIMIZATION OF
ANALOG CIRCUITS
A. Knowledge vs. Optimization
Known techniques for analog circuit synthesis2can be classi-
fied into knowledge-based and optimization-based approaches.
The first one is based on the experience and knowledge
of an expert designer to obtain an optimal solution. For
instance, during the sizing phase, equations that connect the
performance characteristics of the circuit to its components are
used, but the need for easy reformulation of the first equations
forces, however, these to be simple. As a consequence, this
approach does not allow the use of accurate models for the
devices.
In optimization-based synthesis, the problem is transformed
into a minimization/maximization problem, solvable by nu-
merical methods. The process usually follows a flow of
information where a circuit performance evaluator and an
optimizer are linked. For the evaluation, a simulator (e.g.
Hspice, Spectre) provides more accurate solutions.
B. Analog Design as a Multi-objective Design Problem
The optimization of an analog design is usually formulated
as multi-objective optimization problem (MOOP), where spec-
ifications (design objectives) must be min/maximized. In an
optimization problem, the goal is to find optimal values for
some functions (objectives) subject to some constraints, as
follows:
maximize/minimize y = fi(x), i = 1, 2, ..., b
subject to gj(x) ≥ 0, j = 1, 2, ..., k
where x is a vector whose components are the variables
involved in the design (such as transistors sizes, bias current
values), b is the number of objectives (circuit performances)
and k is the number of inequality constraints (requirements
the circuit has to fulfill). Conventionally, MOOPs have been
converted into a single-objective optimization problem by
1The PoF dimensionality depends on the number of performance objectives
of the block. We will use the term ‘hypersurface’ to refer to the fact that the
PoF can have a dimensionality higher than 3.
2Here, we will use the term ‘synthesis’ loosely, either referring to sizing at
the transistor level, to spec mapping, or to topology selection.
defining a cost function that includes all objectives. However,
single-objective means a-priori stating preferences (or weights)
among the different objectives, thus making the final solution
highly dependant on the weighting coefficients. Moreover, the
PoF is only attained through multiple (and time-consuming)
executions of the optimization [9]. In contrast, solving the
MOO with a multi-objective optimization algorithm allows
finding multiple designs solutions, which represent the Pareto-
optimal trade-off hypersurface between the design objectives,
in one single optimization run.
An efficient algorithm to solve MOOPs are the Multi-
objective evolutionary algorithms (MOEAs). These are based
on the evolution (very much like the evolution process in
nature) of an initial population toward the PoF. The process
is schematically depicted in Fig.1.
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Fig. 1: Design flow of a MOOP using a MOEA.
The optimizer first randomly creates an initial set or popula-
tion of designs (circuits whose device sizes and bias voltages
and currents are within a given range of each design variable).
After evaluating the performance of each individual (i.e., the
design) in the population, the evaluator returns the values
of the design objectives and constraints to the optimizer. In
order to select the best individuals, a comparison, known as
Pareto-based dominance check, is usually carried out. For two
solutions, a and b, a is said to dominate b (a ≺ b) if all the
design objectives of a are not worse than those of b and there
is at least one design objective of a that is strictly better that
the same design objective of b. In the same way, a is said
to be a non-dominated solution if there is no other solution
that dominates it. From this dominance comparison, a new,
better population is created. This process is repeated ‘n’ times,
where ‘n’ is the number of generations the population is set
to evolve through. The final population is to be composed
of non-dominated individuals, the pareto-optimal front (PoF),
which represents the trade-off between the design objectives.
For more details see [10].
C. Demonstration Vehicle
To demonstrate the technique to generate multi-mode PoFs
presented in this paper, the fully-differential operational am-
plifier in Fig.2 is used.
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Fig. 2: Folded-cascode operational amplifier with ideal common
mode feed-back (CMFB) loop.
The design space for this analog block has 39 design
variables. These variables are the length and width of all
transistors, the bias curent and the values of compensation
capacitors and nulling resistors. There exist relationships be-
tween the dimensions of some transistors. These are shown in
Table I. The relations 1, 2 and 3 are explained below:
TABLE I: Relationships between design variables.
Design
variable
Range
[µm]
Dependent
variable
Relation Why?
w1 2− 800 w2 = symmetry
w3 2− 800 w4 = symmetry
wbn 0.9091 ·w3 1
w5 2− 800
wbp = current mirror
w6, w7, w8, w9 0.6 · w5 2
w10 1− 500 w11 = symmetry
w12 2− 800 w13 = symmetry
lbn 0.35−5 lbp, l3, l4, l5,
l6, l7, l8, l9,
l12, l13
= symmetry
l1 0.35−5 l2 = symmetry
l10 0.35−5 l11 = symmetry
l14 0.35−5 l15 = symmetry
1
V 2ov·(β/2)
·
Ib 2− 103 w14, w15 3
[µA] w12
w5
·Ib ·l14
1) Relation 1 ensures that cascode transistors M3 and M4
provide enough current.
2) Relation 2 ensures that transistors M10 and M11 still
operate in the saturation region for unbalanced operation
of the input differential pair.
3) Relation 3 is used to maintain a constant current density
flowing through the output transistors M15 and M14.
By doing so, their overdrive voltage is constrained to
vary over a range such that points of the design space
featuring better output swing are favored.
As a result, the design space shrinks to 12 design variables:
w1, w3, w5, w10, w12, lbn, l1, l10, l14, Cc (compensation
capacitor), Rc (compensation resistor) and ib (bias current)3.
While different sets of design objectives are used to carry
3The rest of bias voltages are set to a fixed value.
TABLE II: Constraints.
Constraint Values
Phase Margin (PM) 60◦ ≤ PM ≤ 90◦
Slew-rate (SR) ≥ 75V/µs
Output Swing (OS) ≥ 3.6V
dm (for each transistor) ≥ 1.1
out several experiments reported here, a single set of con-
straints is used for all experiments. This set is shown in Table
II. In the last row, dm is defined as:
dm =
VDS
VDSAT
≥ 1.1,
being VDS the drain-source voltage and VDSAT the overdrive
voltage. This is necessary to ensure the transistors are always
well within the saturation region.
In this work, the evaluator used is HSPICE, whereas NSGA-
II [10] has been chosen as MOEA. All experiments have been
carried out in a 0.35−µm CMOS technology with ±1.5−V
supply voltages.
To illustrate how a PoF can be generated, let us consider
two optimization examples, S1 and S2. In the first one, the
design objectives are the Unity-gain frecuency (fu) and the
DC gain (A0); in the second one, the objectives are fu, A0,
the Power consumption (PW) and the Area occupation. In both
examples, the population size is composed of 1000 individuals
and N, the number of generations, is 150.
The PoF resulting from S1 is shown in Fig.3. As it can
be observed , the PoF reveals the trade-off between fu and
A0, with fu increasing as A0 decreases. Note that the PoF is
a discrete collection of points, and that each point is a fully
sized folded-cascode amplifier.
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Fig. 3: PoF showing the trade-off between fu and A0 for S1.
In S2 the PoF is a four-dimensional hypersurface that can be
projected, for instance, on the A0-fu plane, as in Fig. 4 (a). The
non-dominated solutions in the A0-fu plane are shown in red.
Note that the rest of points (in blue) are also non-dominated
solutions, but in all four objectives.
Likewise, in Fig.4 (b) it can be observed the projection of
the PoF on the Area-PW plane. Here, it can be seen that the
area decreases when PW increases. Note that the trade-offs
between the competing performances of an analog circuit can
be represented by the PoF.
4Fig. 4: Projection of the PoF of S2 on (a) fu and A0 and (b) Area
and PW planes.
Analyzing the quality of the PoF can be key to know the
quality of the analog design. Here we will use some figures
to measure this quality. These figures are: Range, defined as
the difference between the maximum and the minimum values
of each design objective in the final PoF; Uniformity, as a
measure of the distribution of the individuals over the front
(with values between 0 and 1.0, with higher values represent-
ing better uniformity; this figure is based on the Crowding
Distance metric [10]); and CPU Time, the computation time
per generation of each process (though strictly speaking it is
not a measure of the PoF quality, this figure will give the reader
the information on how long does it take to attain a PoF for
an opamp-like circuit). For the examples considered here, the
optimization took 52.47s of CPU Time per generation for S1
and 52.83s for S2.
III. MULTI-MODE OPTIMIZATION TECHNIQUE
The approach previously described is adapted here to recon-
figurable analog circuits. To obtain the PoF of a reconfigurable
block (a circuit that operates under multiple operation modes),
the multi-objective optimization problem is also defined as:
minimize/maximize y subject to g(x) ≥ 0. There are, however,
two differences from single-mode optimization (see examples
in Section II). First, a reconfigurable block has to address
a group of m x b performance specifications, so y becomes
y={y11 , ..., y1b , ..., ym1 , ..., ymb }, with m being the number of
operation modes and b being the number of performance
characteristics on each mode. Secondly, x is now:
x = xo ∪ r = {x1, ..., xn} ∪ {r1, ..., rp}
with n being the number of core variables (i.e., the circuit
variables that do not change from mode to mode) and p
the number of reconfigurability variables (i.e., these that
change between modes). Although the formal definition of
a Multi-Mode PoF (MM-PoF) may seem straightforward, its
generation is certainly not. The main issue here is the Pareto-
dominance concept when dealing with reconfigurable circuits.
As proposed in [8], when checking dominance in multi-
mode multi-objective optimization problems, two checks have
to be considered:
• Intra-individual checking: to compare all operation
modes of each individual and to remove the modes that
are dominated.
• Inter-individual sorting algorithm: to measure the
‘amount’ of dominance over the modes of each individual
by comparing all its modes with all other individual’s
modes. Those individuals whose modes are ‘less’ dom-
inated (i.e., none or few individual’s modes dominate
them) are the ones leading the evolution-based optimiza-
tion.
Fig.5 illustrates these two new concepts. In Fig.5(a) the
mode y′ is dominated by mode y∗. Then y′ should be ruled
out since y∗ could be used for both modes. In Fig.5(b) modes
2 and 3 of individual j are dominated by mode 3 of individual
i. In this case yi1,y
i
3,y
i
3 should be better used (instead of
individual j) for operation modes 1,2,3.
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Fig. 5: Intra-individual (a) and inter-individual (b) multi-mode
dominance.
To demonstrate the validity of both the MM-PoF concept
and the new definition of dominance, two design experiments
have been carried out. Setting the number of modes to 4, two
reconfiguration strategies (what changes from mode to mode)
are defined for the analog block in Table III: (Exp.1) adjusting
the bias current, keeping variable w14 fixed for all modes,
(Exp.2) changing simultaneously the values of w14 and the
bias current.
TABLE III: Reconfiguration Directives.
Operation mode Exp.1 Exp.2
mode 1 Ib, w14 Ib, w14
mode 2 2Ib, w14 2Ib, 2w14
mode 3 3Ib, w14 3Ib, 3w14
mode 4 4Ib, w14 4Ib, 4w14
Note also that, in all experiments, and though the output
stage changes (and assuming the changes in bias current are
5done externally to the opamp), the total area is the same for
all operation modes, since these size changes are attained by
laying out parallel-connected transistor via digitally-controlled
switches.
The design objectives in the two experiments are A0, fu,
PW, Area. The population was set to 1000 individuals and the
number of generations was set to 100.
In Fig. 6, the MM-PoF between fu and A0 for Exp.1 is
shown. As expected, the higher the values of Ib, the higher
the values of fu, and the lower the values of A0. The dotted line
connects the different operation modes of the same individual.
Fig. 6: 3D perspective of the projection of the MM-PoF of Exp.1
on fu-A0 planes.
The trade-offs between Area and PW for Exp.1 and Exp.2
are shown in Fig.7. A similar POFs for each mode but slightly
shifted over the PW axis due to the higher value of Ib are
obtained. In Exp.2 the operation modes are overlapped. This
is a consequence of adapting the output stage for each bias
current, which reduces considerably the PW.
In Fig.8, the trade-offs between PW and A0 for Exp.1
and Exp.2 are shown. As expected, adapting the output stage
allows reducing the power consumption, essential to efficient
reconfigurability.
In Tables IV and V the ranges, uniformity and CPU time
figures values are given.
TABLE IV: Multimode ranges.
Exp1 Exp2
A0 fu PW Area A0 fu PW Area
[dB] [107Hz] [10−4W] [103µm2] [dB] [107Hz] [10−4W] [103µm2]
mode 1 min 77.39 3.43 48 1.36 74.37 3.42 2.6 3.3max 124.69 24.56 136 8.12 125 25.38 21 22.05
mode 2 min 73.13 5.49 95 1.36 70.40 3.74 5.1 3.3max 120.58 40.73 260 8.12 121.27 38.99 40 22.05
mode 3 min 70.11 6.96 142 1.36 66.97 3.65 7.5 3.3max 115.90 57.62 382 8.12 117.08 46.94 60 22.05
mode 4 min 67.12 7.79 189 1.36 62.78 3.47 9.93 3.3max 109.64 72.53 502 8.12 110.94 51.89 79 22.05
As it can be observed in Table IV, the lowest PW values
are obtained in Exp.2, which can be explained by the fact that
the output stage for each mode is reconfigured. Higher Area
values are found in this experiment, which is partially caused
by the presence of four output stages.
Fig. 7: Projection of the MM-PoFs of Exp.1 (a) and Exp.2 (b) on
the Area-PW plane.
Fig. 8: Projection of the MM-PoFs of Exp.1 (a) and Exp.2 (b) on
the Ao and PW plane.
TABLE V: Uniformity and CPU Time for each experiment.
Exp. Unif. CPU Time [s]
1 0.999 204.45
2 0.9993 180.16
The uniformity is similar in both experiments. As expected,
the CPU Time is several times the CPU Time for the single
mode experiments, which can be explained by the difference
in the number of modes to be evaluated.
6IV. THE ROLE OF MM-POFS IN A MOBU DESIGN
METHODOLOGY
Once the capabilities of the reconfigurable block have been
captured into the MM-PoF, using it in a Multi-Objective
Bottom-Up design methodology provides an effective way to
take the reconfiguration information up across the hierarchy.
In this way, it is possible to search the entire Pareto space
of the block to find out which configurations are best suited
to optimize the operation of the higher-level circuit the re-
configurable block belongs to. One such methodology can
be applied to the design of Sigma-Delta modulators (SDM)
in analog-to-digital converters, as proposed in [11]. The final
result can be superior when compared to the design obtained
following a traditional top-down design methodology. This is
mainly due to the fact that low-level design information is
available when selecting the appropriate modulator topologies
that best addresses the speed-accuracy specifications from
different wireless communication standards, and, therefore, the
design can pursue, much more efficiently, both maximization
of hardware sharing and minimization of power consumption
and area. The MOBU methodology for SDMs consists in sev-
eral steps (exploration and synthesis), and, as far as MM-PoFs
are concerned, it is particularly important to highlight how
MM-PoFs are used. For a given multi-mode SDM topology,
and at a certain stage of the design flow, it is necessary to select
the building blocks (such as amplifiers) that provide a better
power-area trade-off when accounting for all operation modes
of the modulator. That is, if there is an amplifier at the first
stage of the modulator that is to be operating for more than one
communication standard, the design flow uses the information
on the amplifiers MM-PoF to set which operation mode is to
be active for each standard and which reconfiguration strategy
(using the examples provided in this paper, that is to say which
value of the bias current and/or which output stage) for the
amplifier is the best design choice to optimize both power and
area consumption of the modulator.
V. CONCLUSIONS
A technique to obtain MM-PoFs of reconfigurable analog
circuits has been described. Reconfigurability in a fully differ-
ential folded-cascode amplifier is carried out by changing the
bias current and the width of the transistors of the output stage.
Using an evolutionary muti-objective algorithm, the PoF for
each operation mode is obtained for two different reconfigu-
ration directives. All obtained pareto-optimal fronts, known as
Multi-Mode PoF, constituted by non-dominated designs, show
good quality in terms of uniformity and, as expected, they
represent the trade-offs of the considered circuit. As explained,
these fronts can be used in a bottom-up methodology where at
each hierarchical level only designs which fit to the required
specifications should be chosen.
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